6th RISC-V Workshop报名通知

QQ截图20170316123040

ISC-V (pronounced “risk-five”) is a new instruction set architecture (ISA) that was originally designed to support computer architecture research and education and is now set to become a standard open architecture for industry implementations under the governance of the RISC-V Foundation. The RISC-V ISA was originally developed in the Computer Science Division of the EECS Department at the University of California, Berkeley.

The goal of RISC-V workshop is to bring the RISC-V community together to share information about recent activity in the various RISC-V projects underway around the globe, and build consensus on the future evolution of the instruction set. The 6th RISC-V Workshop, co-hosted by NVIDIA and the Shanghai Jiao Tong University (SJTU) in Shanghai China on May 8-11, 2017.

This will be a four-day event broken down as follow.

 

Date Event Register
 Monday May 8, 2017 Introduction to RISC-V. this day long session is intended for those who are new to RISC-V and have yet to be exposed to the RISC-V ISA.  The session will consist of presentations from the RISC-V Foundation, some of the original creators of the RISC-V ISA and product presentations from vendors within the RISC-V community

立即报名

  May 9-10, 2017 These two days will follow our traditional two day format with presentations covering various RISC-V projects underway within the RISC-V community and will include a poster / demo reception on Tuesday evening

立即报名

Thursday May 11, 2017 The workshop week will conclude with RISC-V Foundation meetings with attendance restricted to members of the RISC-V Foundation.  The day will consist of Technical and Marketing Committee face to face meetings to progress the work currently underway within our various Task Groups.

立即报名

 RISC-V(读作“risk-five”)是一个为了支持计算机体系结构研究和教育目的而设计的新型指令集架构,现有望成为可供业界实现的标准开放架构,并由RISC-V基金会进行治理和维护。RISC-V指令集最初由加州大学伯克利分校EECS系的计算机科学部门研发而成。

RISC-V研讨会旨在联合整个RISC-V社团,分享来自世界各地的相关最新RISC-V项目信息,并就该指令集的未来发展达成共识。第六届RISC-V研讨会将于2017年5月8日至11日在上海举行,本次研讨会由NVIDIA与上海交通大学联合承办。

以下是为期4天的研讨会日程安排:

日期 活动 注册
星期一2017.5.8 介绍RISC-V。这一议程专为目前尚未熟悉或接触过RISC-V指令集的产学界同仁准备。届时将邀请RISC-V基金会以及指令集原创者作演讲,并进行RISC-V社团供应商的产品巡展。 立即报名
2017.5.9-5.10 这两天将按照传统惯例,进行涵盖各类RISC-V社团项目的会议报告。其中,周二晚上还将设宴举办海报/演讲招待会。 立即报名
星期四2017.5.11 研讨会最后将进行RISC-V基金会内部会议,仅限于RISC-V基金会成员。将包括技术及市场委员会成员的交流会晤,推动各个课题组目前的工作进展。 立即报名

诚邀各位学术同仁参加本次研讨会,报名请直接点击“立即报名”。

详细咨询请致电34204546-1041 孙老师。

 

 

 

 

 

微纳电子学系