


3.CMOS Inverter-homework

- 1. for a CMOS inverter, when the pMOS and nMOS are long-channel devices ,or when the supply voltage is low, velocity does not occur, under these circumstances, $V_m(V_{in}=V_{out})=?$
- 2. for a long channel model, please analysis a first-order expression of the current as function of V_{gs} and V_{ds} in the resistive operation of a pMOS transistor.


exercises

- 3.figure shows a generic nMOS inverter used a resistive load, assume $V_{DD}=1.8V$, $R_{load}=5K/10K/15K$, please give a curve of I-V characteristics both resistive and nMOS




exercises

- 4. figure shows a generic nMOS inverter used a resistive load, assume $V_{DD}=1.8V$, pMOS width=24/14/4, please give a curve of I-V characteristics both resistive and nMOS




exercises

- 5. A novel inverter has the transfer characteristics shown in figure. What are the values of V_{IL} , V_{IH} , V_{OL} , and V_{OH} that give best noise margins? What are these high and low noise margin?



exercises

- 6. Graphically derive the transfer characteristics for this buffer. why is it a bad circuit idea




exercises


- 7. Consider an nMOS transistor in a 0.6 μm process with $W/L=4/2r$ (i.e., $1.2/0.6\mu\text{m}$), in this process, the gate oxide thickness is 100 \AA ($1\text{\AA}=10^{-8}\text{cm}$), $\epsilon_{\text{ox}}=3.9\epsilon_0=3.9*8.85*10^{-14}\text{F/cm}$, the mobility of electrons is $350\text{cm}^2/\text{V.s}$, the threshold voltage is 0.7V. Plot I_{DS} vs. V_{DS} for $V_{\text{GS}}=0,1,2,3,4,5\text{V}$

exercises

- 8. Show that the current through two transistors in series is equal to the current through a single transistor of twice the length if the transistors are well described by the long-channel model. Specifically show that $I_{DS1} = I_{DS2}$ in figure when the transistors are in their linear region: $V_{DS} < V_{DD} - V_t$ (this is also true in saturation). Hint: express the currents of the series transistors in terms of V_1 and solve for V_1



(a)



(b)

exercises


- 9. Calculate the diffusion parasitic CDB of the drain of a unit-sized contacted nMOS transistor in a 0.6 μm process when the drain is at 0 and at $V_{DD}=5\text{V}$. Assume the substrate is grounded. The transistor characteristics are $C_J=0.42\text{fF}/\mu\text{m}^2$, $M_J=0.44$, $C_{JSW}=0.33\text{fF}/\mu\text{m}$, $M_{JSW}=0.12$, and $\Psi_0=0.98\text{V}$ at room temperature

exercises

- 10. Assume an inverter in the generic 0.25 μm CMOS technology designed with a PMOS-to-NMOS ratio of 6 and with the NMOS transistor minimum size ($W=0.375\mu\text{m}$, $L=0.25\mu\text{m}$, $W/L=1.5$)
- Please give the gain of V_M , and V_{IL} , V_{IH} , NML , NMH , VTC curve


exercises

- 11. Calculating nMOS 1,2,3,4's AS(area of Source), AD(area of Drain), PS(perimeter of Source), PD (perimeter of Drain), assuming $\lambda=0.25\mu\text{m}$, we use $K_{eq}=0.57, K_{eqsw}=0.61, C_J=2fF, C_{JSW}=0.28$ for nMOS
- Calculating the internal capacitors between AB,BC,CD




exercises

- 12. Determine the sizes of the inverters in the figure, such that the delay between nodes out and in is minimized, $C_L = 64C_{g1}$ is assumed



exercises

- 13. Calculate the internal capacitor between the two inverters using simple capacitor computing model, numbers show in the figure mean the nMOS width



exercises

- 14. Sizing a chain of inverters.
- a. In order to drive a large capacitance ($C_L = 20 \text{ pF}$) from a minimum size gate (with input capacitance $C_i = 10 \text{ fF}$), you decide to introduce a two-staged buffer as shown in Figure. Assume that the propagation delay of a minimum size inverter is 70 ps . Also assume that the input capacitance of a gate is proportional to its size. Determine the sizing of the two additional buffer stages that will minimize the propagation delay.
- b. If you could add any number of stages to achieve the minimum delay, how many stages would you insert? What is the propagation delay in this case?

exercises

- c. Describe the advantages and disadvantages of the methods shown in (a) and (b).
- d. Determine a closed form expression for the power consumption in the circuit. Consider only gate capacitances in your analysis. What is the power consumption for a supply voltage of 2.5V and an activity factor of 1?

