## 1.Introduction-Homework

- 1-1Extrapolating the data from figure, predict the transistor count of a microprocessor in 2010



## Homework

- 1-2 sketch a transistor-level schematic for a CMOS 4input NOR gate
- 1-3 sketch a transistor-level schematic for a single-stage CMOS logic gate for each of the following functions:

$$
\text { a) } Y=\overline{A+B C+D}
$$

b) $Y=A+B C D$

## Homework

- 1-4 sketch a transistor-level schematic of a CMOS 2input XOR gate. You may assume you have both true and complementary versions of the inputs available
- 1-5 Sketch a stick diagram for a CMOS 3-input NOR gate
- 1-6 estimate the area of 1-5


## Homework

- 1-7 sketch transistor-level schematic of the following logic functions. You may assume you have both true and complementary versions of the inputs available
- a) 2:4 decoder defined by

$$
\begin{aligned}
& Y 0=\overline{A 0} \cdot \overline{A 1}, Y 1=A 0 \cdot \overline{A 1} \\
& Y 2=\overline{A 0} \cdot A 1, Y 3=A 0 \cdot A 1
\end{aligned}
$$

-b) 3:2 priority encoder defined by

$$
\begin{aligned}
& Y 0=\overline{A 0} \cdot(A 1+\overline{A 2}) \\
& Y 1=\overline{A 0} \cdot \overline{A 1}
\end{aligned}
$$

## Homework

- 1-8 Use a combination of CMOS gates(represented by their symbols) to generate the following functions from A, B, and C

$$
\begin{aligned}
& \text { a) } Y=A(\text { buffer }) \\
& \text { b) } Y=A \bar{B}+\bar{A} B(X O R) \\
& \text { c) } Y=A B+\bar{A} \bar{B}(X N O R) \\
& \text { d) } Y=A B+B C+A C(S U M)
\end{aligned}
$$

## Homework

- 1-9 sketch a side view(cross section) of the gate from $X$ to $X^{\prime}$



## Home work

- 1-10 translate the layout to circuit structure;estimate the area of the latch



## homework

- 1-10 consider the design of a CMOS compound OR-AND-INVERT(OA21)gate computing $F=\overline{(A+B) C}$
- Sketch a transistor-level schematic
- Sketch a stick diagram
- Estimate the area from the stick diagram
- 1-11 consider the design of a CMOS compound OR-AND-INVERT(OA22)gate computing $F=\overline{(A+B)(C+D)}$
- Sketch a transistor-level schematic
- Sketch a stick diagram
- Estimate the area from the stick diagram

